

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
RELEASE 1.5Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [Quick Links](#)» [Search Results](#)[IEEE Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Your search matched **2** of **981130** documents.A maximum of **2** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

Tables of Contents

You may refine your search by editing the current search expression or entering a new one in the text box.

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Then click **Search Again**.

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Results:Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD**

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library
-

1 Timing analysis with known false sub graphs*Belkhale, K.P.; Suess, A.J.;*

Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on , 5-9 Nov. 1995

Page(s): 736 -739

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) **IEEE CNF****2 Timing analysis with implicitly specified false paths***Goldberg, E.; Saldanha, A.;*

VLSI Design, 2000. Thirteenth International Conference on , 3-7 Jan. 2000

Page(s): 518 -522

[\[Abstract\]](#) [\[PDF Full-Text \(60 KB\)\]](#) **IEEE CNF**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved